1. Why is FET used as a buffer amplifier?
2. In which region should MOS be operated as an amplifier?
3. The gain of the CG configuration is .... the CS configuration.
4. Which IEEE standard is used by VHDL 93 ?
5. Why is the fabrication of inductors in ICs not practical?
6. We need only .... to make a 2:1 MUX with a pass transistor logic.
7. Which statement does not perform any action?
8. The CMRR (common-mode rejection ratio) of a differential amplifier must be .... .
9. Wafers with a .... are needed for the fabrication of VLSI.
10. In VHDL,the order of the concurrent statements must be_________.
11. Which one is true about the fabrication of capacitors in the ICs?
12. Which stage is used in the Cascode configuration?
13. Fick's law deal with?
14. The most commonly used model for scaling is .... .
15. When do Sequential statements appear in a program?
16. Which one has the lowest power dissipation?
17. Which one is not true about packages in VHDL?
18. Which diode is present in the GaAs MESFET circuit?
19. In comparison with SSI ,VLSI has .... components per chip.
20. Which one is not a CMOS fabrication technique?
21. MOS in the Common Gate Configuration provides ....
22. Which kind of signal is converted into in the common source arrangement of the transistor?
23. In which condition is the Case statement used?
24. The two metal layers are laid in a way that .... .
25. Which parameter is advantageous in the case of BiCMOS technology?
26. Which can act as a dopant for the formation of N-type gallium arsenide material?
27. What is the body effect on the input impedance of the Common Gate Configuration?
28. In VHDL, the prefix 'V' stands for ... .
29. In the Cascode structure, the maximum voltage gain is roughly equal to ... .
30. Which problem is eliminated by the NMOS superbuffers?
31. Stick diagrams are used to .... .
32. If length (L) and width (W) are both scaled down by α, the area is scaled ... ron
33. Which condition qualifies for a Latch-up in CMOS circuit condition?
34. Under what condition does the Frenkel defect take place?
35. QHDL(Hardware Description Language) is used for ... .
36. In the BiCMOS process, the basic inverter is made by ....
37. Photolithography in IC Fabrication is ....
38. Which one is a concurrent statement?
39. LSI and VLSI devices use .... technology.
40. Which one is not a sequential statement in VHDL?
41. When is the Boundary Scan Test (BST) used?
42. Which is the fastest technology in terms of propagation delay?
43. Function of the Alias statement?
44. What function does the scalar data type perform in VHDL?
45. What does the Programmable Logic Array(PLA) consist of?
46. In the Folded Cascode structure, ....
47. If length (L) and width (W) are both scaled down by α, the area is scaled down by __________.
48. Which one is not a mode for ports in VHDL?
49. Which statement is not correct about an entity in VHDL?
50. The Cascode structure ___________.
51. Which execution platform is used for a behaviour-level VHDL?
52. MOS current sources are used to generate ... .
53. In general, VDD and VSS are always distributed upon ____________.
54. The Double Metal MOS process is used to ____________.
55. Generic Array Logic(GAL) based on?
56. Latch up introduces_________.
57. What exactly is Behavioral Modeling in VHDL?
58. If length (L) and width (W) are both scaled down by α, the area is scaled .... . (Power Speed Product PT)
59. The separation between the Thinox Regions is of __________ .
60. What is Metallization in IC Fabrication?
61. For the Orbit Process, the n-active and p-active regions have_________.
62. High Electron Mobility Transistors(HEMT) are formed using alternating layers of .... .
63. A fast CMOS circuit requires that the gm ... (Where gm means transconductance).
64. For a given total bias current, the gain of a differential pair is________ more than the CS Stage.
65. A signal data object in VHDL is an object with ....
66. How many Pass transistors can be connected in a series?
67. Contacts between the metal layers are known as _____________.
68. For an npn Bipolar Transistor, gm ... .
69. Floating point data types provide an approximation of .... .
70. An active current mirror means that ...
EXELIS Wireless Electronics
Fiber Optics
USB Electronics
Electronics
Electronic Design
PCB Design
Related MCQ's